Abstract. The paper describes a new RNS modular multiplication algorithm for efficient implementations of ECC over FP . Thanks to the proposition of RNS-friendly Mersenne-like primes, the proposed RNS algorithm requires 2 times less moduli than the state-of-art ones, leading to 4 times less precomputations and about 2 times less operations. FPGA implementations of our algorithm are presented, with area reduced up to 46 %, for a time overhead less than 10 %.
Introduction
Over the last decade, the residue number system (RNS) has been increasingly proposed to speed up arithmetic computations on large numbers in asymmetric cryptography. This representation allows to quickly perform addition, subtraction and multiplication thanks to a high degree of internal parallelism (see state-of-art in Sec. 3). This nice property has been used for implementing fast cryptographic primitives in both software and hardware systems. For some years, RNS is becoming a popular representation in implementations of elliptic curve cryptography (ECC) over F P [31, 14, 11, 8] . RNS is also proposed to implement other asymmetric cryptosystems: RSA (e.g. [21, 15, 4, 23] ), pairings (e.g. [10, 32] ) and very recently lattice based cryptography (e.g. [5] ). In this paper, we only deal with hardware implementations of ECC.
RNS is a non positional number system without an implicit weight associated to each digit like in the standard representation. Then comparison, sign determination, division and modular reduction operations are very costly in RNS. The modular multiplication, one of the most important arithmetic operation in asymmetric cryptography, is significantly more costly than a simple multiplication. Thus, many algorithms and optimizations have been proposed for RNS modular multiplication, see [26, 1, 18, 2, 14, 24, 12, 9, 27] .
In RNS, a number is represented by its residues (or remainders) modulo a set of moduli called the base. The base bit width denotes the sum of the bit sizes of all moduli. For representing F P elements, the RNS base should be large enough: the bit width of the base must be greater than the bit width of the field elements. For instance, [14] uses 8 moduli of 33 bits for F P of 256 bits.
Up to now, every RNS modular multiplication algorithm from the literature requires to double the bit width of the base for representing the full product before modular reduction. This is not the case in the standard representation where efficient algorithms allow to merge internal operations of the product and reduction only using intermediate values on the field bit width plus a few additional guard bits. Another current weak point of RNS is the lack of efficient modular reduction algorithm for specific characteristics such as (pseudo-)Mersenne primes (P = 2 − 1 or 2 − c with c < 2 /2 for some ) in the standard binary system. In this paper, we propose a new RNS modular multiplication algorithm which only requires a single base bit width instead of a double one. Our algorithm uses field characteristics P specifically selected for very efficient computations in RNS. As far as we know, this new algorithm is the first one which performs an RNS modular multiplication without intermediate values larger than the field bit width (plus a few guard bits). It requires up to 2 times less operations and 4 times less pre-computations than state-of-art algorithms. In ECC standards, the field characteristics have been selected for fast computations in the standard binary representation (e.g. P 521 = 2 521 − 1 in NIST standard [22] ). In this work, we propose a new direction to select parameters for very efficient RNS implementations of ECC. We expect scalar multiplications in RNS to be up to 2 times faster for a similar area, or twice smaller for the same computation time (other trade-offs are also possible).
The outline of the paper is as follows. Sec. 2 and 3 introduce notations and state-of-art, respectively. The new modular multiplication algorithm is presented in Sec. 4. The theoretical cost of our algorithm is analyzed in Sec. 5. Sec. 6 presents and comments some FPGA implementation results. Sec. 7 provides an estimation of the impact of our proposition on complete ECC scalar multiplications in RNS. Finally, Sec. 8 concludes the paper.
Notations and Definitions
-Capital letters, e.g. X, are F P elements or large integers -|X| P is X mod P and P is an -bit prime -n = /w , i.e. the minimal number of moduli to represent an -bit value -The RNS base B a = (m a,1 , . . . , m a,na ) composed of n a moduli where all m a,i are pairwise coprimes of the form m a,i = 2 w − h a,i and h a,i < 2 w/2 -− −− → (X) a is X in the RNS base B a , abridged − − → X a when no confusion is possible, and is defined by:
. . , |M a,na | ma,n a -Similar definitions and notations stand for B b , an RNS base coprime to B a -EMM is a w-bit elementary modular multiplication (e.g.
-EMW is a w-bit elementary memory word (for storage)
the concatenation of B a and B b -MSBs are the most significant bits of a value -MM denotes the state-of-art RNS modular multiplication 3 State of Art RNS was proposed independently in [29] and [13] for signal processing applications in the 50s. RNS is a representation where large numbers are split into small independent chunks. The RNS base B is the set of moduli (m 1 , . . . , m n ) where all m i are (small) pairwise coprimes. The representation of the integer X in RNS is − → X , the set of residues x i = X mod m i , ∀m i ∈ B. In ECC applications, field elements of hundreds bits are usually split into 16 to 64-bit chunks. Addition/subtraction and multiplication of 2 integers are fast operations in RNS:
where the internal computations are performed independently over the channels (the i-th channel computes |x i y i | mi ). There is no carry propagation between the channels. This leads to efficient parallel implementations [8, 11, 14] . This property was also used to randomize the computations over the channels (in time or space) as a protection against some side-channel attacks [6, 15, 23] . Another RNS advantage is its flexibility: the required number of moduli n and the number of physically implemented channels can be different. A physical channel can support several moduli and store the corresponding pre-computations. For instance, [21] presents an RSA implementation over 1024 to 4096 bits. Conversion from standard representation to RNS is straightforward, one computes all residues of X modulo m i . To convert back, one must use the Chinese remainder theorem (CRT). The CRT states that any integer X can be represented by its residues x i = |X| mi , if X < M (the product of all moduli) and all moduli are pairwise coprimes. The conversion uses the CRT relation:
As one can observe, the result of the CRT is reduced modulo M , i.e. all integers greater than M will be automatically reduced modulo M by the CRT relation. In addition to {+, −, ×} operations, some divisions can be performed in parallel in RNS. Exact division by a constant c coprime with M can be computed by multiplying each residue x i by the inverse |c −1 | mi for each channel.
Base Extension
All fast algorithms for RNS modular multiplication in state-of-art use the base extension (BE) introduced in [30] . It converts
. After a BE, X is represented in the concatenation of the two bases B a and B b denoted B a|b . There are mainly two types of BE algorithms: those based on the CRT relation (Eq. 2) [28, 25, 18] , and those using an intermediate representation called mixed radix system (MRS) [30, 7, 3] . In hardware, the most efficient BE implementations in state-of-art use the CRT based solution [12, 14] . Our proposed modular multiplication algorithm can be used with both types of BE algorithm. In this paper, we focus on the CRT based solution since it has less data dependencies and leads to faster hardware implementations. The state-of-art BE at Algo. 1 from [18] computes an approximation of Eq. 2 and directly reduces it modulo each m b,i of the new base B b . One can rewrite
, where q is the quotient of the sum part by M a . Then one has:
In order to get the value of q, the reference [18] proposed to approximate the value of ξa,i ma,i by using
e. a few MSBs of ξ a,i ). In Algo. 1, this approximation is corrected using a selected parameter σ 0 . If X is small enough, then the approximation is the exact value. Otherwise it returns either −→ X b or − −−−−−−− → (X + M a ) b , and this is easily managed in MM algorithms (see details in [18] ).
Algorithm 1: Base extension (BE) from [18] .
Input:
− − → Xa , Ba, B b , σ0 (fixed as a global parameter )
Precomp.:
BE algorithms are far more expensive than a simple RNS multiplication. For instance, in Algo. 1, the CRT relation is computed on each channel of the second base. This BE costs (n a n b + n a ) EMMs. In the usual case n a = n b = n, the BE cost is n 2 + n against n EMMs for a simple multiplication.
RNS Montgomery Modular Multiplication
As far as we know, the best state-of-art RNS modular multiplication has been proposed in [26] (presented Algo. 2). It is an adaptation for RNS of the Montgomery modular multiplication [20] , originally in radix-2. Various optimizations have been proposed in [12, 14] (factorization of some products by constants).
Algorithm 2: RNS Montgomery Reduction from [26] .
The first step of Algo. 2 computes XY on B a and B b . This full product requires a total bit width of 2nw bits. Then, we need to perform a multiplication modulo M a and an exact division by M a , which is analogous to modular reduction and division by 2 r in the classic Montgomery multiplication. However, modular reduction by M a is only easy in B a (thanks to Eq. (2)) and the exact division by M a is only easy in B b (which is coprime with B a ). Then 2 BEs are required at lines 3 and 6. The result is given in the 2 bases, and is less than 3P (with BE from [18] ). Using optimizations from [12] and [14] , the MM costs 2 n a n b + 2n a + 2n b EMMs (or when n a = n b = n one has 2 n 2 + 4 n).
Proposed RNS Modular Multiplication Algorithm
Our proposed RNS modular multiplication algorithm, called single base modular multiplication (SBMM) relies on two main ideas. First, instead of working on intermediate values represented on two "full" n-moduli RNS bases, it works with only two half-bases B a and B b of n a = n b = n/2 moduli. It reduces the leading term of the computation cost from n 2 to
EMMs for a BE. Second, we select the field characteristic P = M 2 a − 2 in order to use these half-bases efficiently, and reduce the computation cost of the RNS modular multiplication from 2n 2 to n
Decomposition of the Operands
In order to decompose the operands, we use a similar method than the one presented in [9] . Algo. 3 decomposes the integer X represented by − −− → X a|b on the concatenation of both half-bases. The Split function returns
e. the quotient and the remainder of X by M a . Using P = M 2 a − 2, we have M a = √ P and Split divides X of nw bits into the two integers K x and R x of n 2 w bits.
Algorithm 3: Proposed decomposition algorithm (Split).
Input:
Output:
At line 1 of Algo. 3, a BE computes R x = |X| Ma in B b (thanks to CRT). Then, line 2 computes the quotient K x of the decomposition by dividing by M a (in base B b ). Finally K x is converted from B b to B a and the algorithm returns (K x , R x ) in both bases.
Lines 3 to 5 in Algo. 3 are required due to the approximation in the BE algorithm from [18] for efficient hardware implementation. As seen in Sec. 3.1,
, and adds one bit to R x (i.e., R x < 2M a ). Line 3 checks K x = −1 in base B b since this case is not compatible with BE from [18] . This test can be easily performed in B b , but ambiguity remains for
Random F P elements have a probability 2 − /2 to be less than M a (i.e. less than √ P ). On the minimum field size in standards [22] = 160 bits, the probability to perform the correction at lines 4-5 is 2 −80 . Then, the implementation of this test can be highly optimized with a very low probability of pipeline stall.
The theoretical cost of Algo. 3 is analyzed in Sec. 5. Algorithm Split mainly costs 2 "small" BEs between half bases i.e. 
Proposed RNS Modular Multiplication SBMM
Our SBMM algorithm is presented at Algo. 4. We decompose X ∈ F P into the pair (K x , R x ) directly from − → X using Split. To recover X from (K x , R x ), it is sufficient to compute K x M a + R x in both half bases B a and B b . The product X by Y decomposed as (K x , R x ) and (K y , R y ) gives:
The first line of the previous equation is the definition of the (K x , R x ) decomposition. The next line uses M 2 a = 2 mod P . Then we reduce the number of multiplications thanks to the Karatsuba-Ofman trick [17] . Finally we define
The values U and V must be representable in the base B a|b , so we need at least 3M
However U + V M a is too large for B a|b , thus Split is used a second time. It gives the decompositions (K u , R u ) and (K v , R v ) then: 
Using the property M 2 a ≡ 2 mod P , we can compute K z and R z which is the decomposition of XY mod P . From U < 3M 2 a and V < 2M 2 a , one can see that K z < 4M a and R z < 5M a . The decomposition of the Z = XY mod P is K z M a + R z < 5P (i.e., this is equivalent to have Z ∈ [0, 5P [).
Our proposition is similar to the use of Mersenne primes in the binary system where the modular reduction is performed by the sum of "high" and "low" parts of the operand. In our case, K x behaves as the "high" part and R x as the "low" part. In our algorithm, the split dominates the total cost. In the standard binary system, the multiplication part is costly while the split is free (constant shifts). The complete method is described in Algo. 4 where U, V are computed at lines 1-2, decompositions at lines 3-4 and finally K z , R z are returned at line 5.
Using the approximated BE from [18] , we have
In Algo. 4, the two decompositions using Split dominates the total cost which is equivalent to only one classical BE. Then our algorithm requires about half operations compared to the state-of-art one (see details in Sec. 5).
Our algorithm has been tested over millions of random modular multiplications, for = 160, 192, 256, 384 and 512 bits.
Selecting
P = M 2 a − 2
for RNS Efficient Implementations
We choose to use specific forms of the characteristic in order to significantly speed up computations. For instance, K x K y M 2 a mod P becomes 2K x K y mod P using P = M 2 a − 2. We also tried specific forms such as P = M 2 a − c and P = dM 2 a − c where c and d are small integers. The constraint for selection is that P must be prime. For instance, using c = 0 or 1 and d = 1, P is never prime (in those cases P is a multiple of M a or M a + 1). The specific form of the characteristic P = M 2 a − 2 seems to be the best solution at the implementation level. We wrote a Maple program to find P with the fixed parameters n and w. We randomly choose odd moduli of the form m a,i = 2 w − h a,i with h a,i < 2 w/2 . Each new m a,i must be coprime with the previously chosen ones. In practice, this step is very fast and easy as soon as w is large enough (i.e. w ≥ 16 bits for ECC sizes). Using several M a candidates from the previous step, we can check the primality of P = M 2 a + 2 using a probabilistic test in a first time. This gives us very quickly a large set of P candidates. For the final selection in a real full cryptographic implementation, a deterministic primality test must be used. As an example for = 512 bits, it took us 15 s to generate 10,000 different couples (P, M a ) of candidates on a simple laptop (2.2 GHz core I7 processor with 4 GB RAM). For selecting the second base, M b just needs to be coprime with M a and verifies M b > 6M a . As far as we know, there is not specific theoretical attack on ECC over F P based on the form of the prime characteristic. In the current state-of-art, the theoretical security of ECC is directly related to the working subgroup of points of the curve, and in particular its order. This is why in the NIST standards [22] are chosen very specific P (Mersenne and pseudo-Mersenne primes). We propose to have the same approach for our RNS-friendly primes.
Controlling the Size of SBMM Outputs
Our SBMM at Algo. 4 returns values on a slightly wider domain than the one of its inputs (i.e., K x , K y , R x , R y < M a lead to K z < 5M a and R z < 6M a ). In case of successive SBMM calls, one has to manage intermediate values with increasing sizes. For instance, computing |X 8 | P (i.e. 3 squares), one gets K X 8 < 30374M a and R X 8 < 42946M a . Then the architecture parameters must be selected to support this expansion. In practice, the bit width of the RNS base must be large enough for the worst case of intermediate value. This can be done by selecting an adequate B b . As the number of modular multiplications in ECC is very important, we must find a way to compress some intermediate values.
A first way to limit this expansion is to compute |X · 1| P using SBMM. Then, the decomposition of 1 is just (0, 1) then U = R x , V = K x , and the compressed outputs are K z , R z < 3M a . This a simple but not very efficient solution.
Algorithm 5: Proposed compression of a pair (K, R) (Compress).
with Kc < 3Ma and Rc < 3Ma
A faster method involving extra hardware is proposed in Algo. 5 (named Compress). It requires a dedicated small extra modulo m γ , typically m γ = 2 6 , and the inputs are assumed such that K, R < (m γ − 1)M a . To compress a pair (K, R), one converts R k = |K| Ma from B a to m γ thanks to a BE at line 1 (this BE on only one moduli just requires n a operations modulo m γ ). One can now computes K k = K Ma modulo m γ . Since K k is less than m γ − 1 and is less than all moduli, it can be directly used in B a and B b . This enables to compute R k in B b at line 3 without a BE. Now (K k , R k ) is such that K = K k M a + R k , in B a|b|mγ . Lines 4-6 perform the same computations to get (K r , R r ). Finally, one can use the property M 2 a = 2 mod P because (K, R) is the decomposition of X ∈ F P , then we have:
Using approximated BE from [18] , we have K c < 2M a + m γ < 3M a and R c < 2M a +2m γ < 3M a (using an exact BE, one gets K c < 2M a and R c < 2M a ). Using SBMM on inputs in the domain K < 3M a and R < 3M a gives outputs K z < 29M a and R z < 38M a , so it is sufficient to choose m γ = 2 6 to compress the outputs back in the domain [0, 3M a [. The main parts of the Compress algorithm can be performed in parallel, on a channel dedicated to m γ . The cost of Algo. 5 is evaluated in Sec. 5 and examples of applications are presented in Sec. 7.
Theoretical Cost Analysis
As usually done in state-of-art references, we evaluate the cost of our algorithms (Split Algo. 3, SBMM Algo. 4 and Compress Algo. 5) by counting the number of EMMs while modular additions and other very cheap operations are neglected. Below, we use the case n a = n b = n/2 since it is the most interesting one. at line 1 in BE Algo. 1, this saves n/2 EMMs. The test at line 3 is neglected because the probability to perform lines 4-5 is very low and they do not contain any EMM. Then Split costs 2 BEs on 2 half bit width bases or n 2 2 + n EMMs. In SBMM in Algo. 4, we need 3n EMMs at lines 1, 2 and 5. Multiplication by 2 is performed using an addition. To compute the 4 products K x K y , R x R y , K x R y and K y R x on B a|b , we use the Karatsuba-Ofman's trick [17] , it costs 3n EMMs.
The 2 Splits at lines 3-4 cost 2 n 2 2 + n EMMs. Finally, our SBMM algorithm leads to n 2 + 5n EMMs, against 2n 2 + 4n for the state-of-art algorithm from [12] .
Compress in Algo. 5 performs 2 BEs from B a to m γ , which costs n/2 EMMs on B a and n/2 very cheap multiplications modulo m γ , typically on 6 bits (this type of small multiplications modulo m γ is denoted GMM). Lines 2 and 5 require two more GMMs. Finally, 2 RNS multiplications on B b are required at lines 3 and 6 for a cost of 2(n/2) EMMs. Thus Compress costs 2n EMMs and (n + 2) GMMs.
Tab. 1 sums up the required precomputations for SBMM (including Split and its BE) and Compress. Globally, our proposition requires 4 times less EMWs than the state-of-art algorithm. Dividing by 2 the bit widths in a quadratic cost leads to the 1/4 factor. Tab. 2 compares the different costs analyzed in this section for state-of-art algorithm and our algorithm. Table 2 . Cost summary for main operations and precomputations for our solution and the state-of-art one.
6 Hardware Implementation
Proposed Architecture
Our SBMM architecture, depicted in Fig. 1 , uses the Cox-Rower architecture from [18] (similarly to state-of-art implementations). A Rower unit is dedicated to each channel for computations modulo m a,i and m b,i . The Cox is a small unit required to compute fast BEs. Our architecture implements n/2 Rowers based on the ones presented in [14] . A small 6-bit Rower is implemented to compute on the m γ channel. This small additional channel has 2 different roles. First, for computations over B b , it adds the extra modulo m γ for B b and enables M b > 6M a . Second, it is used to compute modulo m γ in Compress from Sec. 4.4. In Fig. 1 , the white circles are control signals (clock and reset are not represented). The small squares (in red) are just wire selections to extract the 6 MSBs of a w-bit word. The bottom right rectangle (in blue) between the extra Rower and the multiplexer just pads w − 6 zeros to the MSBs. Our Rowers are implemented in a 6-stage pipeline as the one proposed in [14] . Then we designed our extra Rower for computations modulo m γ on 6 stages to simplify synchronizations. We select m γ = 2 6 and all other moduli as odd values to make this unit very small and simple.
Our architecture, depicted in Fig. 1 , is close to the state-of-art one presented in [14] . The 2 differences are the number of Rowers and the presence of an extra 6-bit channel. We only have n/2 Rowers in our architecture instead of n in the state-of-art one. The control in both architectures is similar. We choose to only implement n/2 Rowers to reduce the silicon area in this paper. In the future, we will implement another version with more Rowers to speed up computations. Our SBMM algorithm allows to use n Rowers (instead of n/2 in the current version) and really leads up to 2 times faster computations while the state-of-art algorithm do not lead to a doubled speed when using 2n moduli (due to dependencies). In our algorithm, the 2 independent Splits and the other operations over B a|b can be performed in parallel over n Rowers. Both architectures have been validated using numerous VHDL simulations for several sets of parameters (see Tab. 3).
Implementation Results on Various FPGAs
We have completely implemented, optimized and validated both the state-ofart algorithm from [12] and our SBMM algorithm on various FPGAs. The results are given for 3 FPGA families: two low cost Spartan 6 (XC6SLX45 denoted S6 or XC6SLX100 denoted S6* when the LX45 is too small), a high performance Virtex 5 (XC5VLX220 denoted V5) and a recent mid-range technology Kintex 7 (XC7K70T denoted K7) all with average speed grade. We used ISE 14.6 tools with medium efforts. Below, we report results for a single MM and a single SBMM without Compress. Currently, Compress control is not yet implemented, we will add it and evaluate complete ECC scalar multiplication algorithms and architectures in the future.
The selected parameters are given in Tab. 3. In order to compute a MM over bits using the state-of-art algorithm, one needs an RNS base with a bit width slightly larger than bits. In state-of-art architectures, the fastest ones are obtained for moduli with 1 additional bit (instead of an additional w-bit channel). Both architectures have been implemented with and without DSP blocks. The corresponding results are reported in Tab. 4 and 5 respectively. Parameter n impacts the clock cycles count while w impacts the clock period (frequency). These results are graphically compared in Fig. 2 and 3 for area and computation time, respectively. Our SBMM algorithm leads to 26 to 46 % area reduction (in slices) for up to 10 % computation time increase. When using DSP blocks, the reduction of the number of slices is in the range 26-46 % and the number of DSP blocks is divided by 2. Without DSP blocks, SBMM leads to 40-46 % area reduction w.r.t. state-of-art MM (except for = 192 on K7).
Using DSP blocks (bottom of Fig. 3 ) the computation time required for SBMM is very close to the state-of-art one (overhead from 4 % to 10 %). Without DSP blocks (top of Fig. 3 ), our solution is as fast as the state-of-art or slightly faster. For the widest fields on the low-cost FPGA Spartan 6 devices, the MM area is so large that it brings down the frequency.
Examples of ECC Computations
We evaluate the gain of our SBMM method for full ECC scalar multiplication example. This example is used in [14] and [8] the two best state-of-art RNS implementations of ECC on FPGA with a protection against SPA (simple power analysis [19] ). Both papers use formulas presented in Tab. 6, originally proposed in [3] , with (X, Z) coordinates and the Montgomery ladder from [16] . These formulas use the lazy reduction from [3] : (AB + CD) mod P is computed instead of (AB) mod P and (CD) mod P , separately. Fig. 4 describes a computation flow example for formulas of Tab. 6. It shows that each intermediate value can be compressed in parallel with a new SBMM call, except for Z 3 and I. In these cases, one has two choices: wait for the compression function or add few bits to m γ to be able to compress more bits. To compress the result of 2 successive multiplications, m γ must be at least 2 10 . Moreover, 2 additional bits are required due to the lazy reduction. For this example, we consider m γ = 2
12 . Point addition (ADD) from Tab. 6 requires 6 modular reductions and 11 multiplications (5 without reduction). Multiplications by 2 are performed using additions. Point doubling (DBL) requires 7 modular reductions and 9 multiplications. Each multiplication without reduction costs 2n EMMs using the state-of-art algorithm and 3n EMMs using SBMM (to compute U and V ). ADD requires 3 compressions for D, Z 3 and X 3 , and DBL requires 4 compressions for H, I, X 3 and Z 3 , since m γ is defined to support compression after 2 successive multiplications. The total costs for ADD and DBL are reported in Tab. 7 for both algorithms.
The reduction in the number of EMMs for various practical values of n (from [14] and [8] ) is: 25 % for n = 8, 33 % for n = 12, 37 % for n = 16, 41 % for n = 24 and 43 % for n = 32. In case we deal with the pessimistic cost assumption GMM = EMM, the reduction lies in the range 23-42% (instead of 25-43 %).
Conclusion
In this paper, we proposed a new method to efficiently compute modular multiplication in RNS for ECC computations over F P . This method relies on the selection of pseudo-Mersenne like primes as field characteristic for F P . These specific primes lead to very efficient RNS modular multiplication with only one Table 6 . Formulas for Weierstrass form (y 2 = x 3 +ax+b), RNS optimizations from [3] , (X, Z) coordinates and Montgomery ladder from [16] . single RNS base instead of two for state-of-art algorithms. Our new algorithm theoretically costs about 2 times less operations and 4 times less precomputations than the state-of-art RNS modular multiplication. Our FPGA implementations leads up to 46 % of area reduction for a time overhead less than 10 %. In the future, we plan to implement a complete ECC accelerator in RNS with this new technique and we expect important improvements at the protocol level. In this paper, we designed an operator with reduced area but without speed improvement. We will design other versions with a non reduced area but significant speed up (or other trade-offs). 
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